

阅读申明



- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

HFW9N50 / HFI9N50 500V N-Channel MOSFET

$V_{DSS} = 500\text{ V}$
 $R_{DS(on) \text{ typ}} = 0.58\ \Omega$
 $I_D = 9.0\text{ A}$



FEATURES

- Originative New Design
- Superior Avalanche Rugged Technology
- Robust Gate Oxide Technology
- Very Low Intrinsic Capacitances
- Excellent Switching Characteristics
- Unrivalled Gate Charge : 35 nC (Typ.)
- Extended Safe Operating Area
- Lower $R_{DS(ON)}$: 0.58 Ω (Typ.) @ $V_{GS}=10\text{V}$
- 100% Avalanche Tested

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	500	V
I_D	Drain Current – Continuous ($T_C = 25^\circ\text{C}$)	9.0	A
	Drain Current – Continuous ($T_C = 100^\circ\text{C}$)	5.7	A
I_{DM}	Drain Current – Pulsed (Note 1)	36	A
V_{GS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	360	mJ
I_{AR}	Avalanche Current (Note 1)	9.0	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	14.7	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	3.13	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	147	W
	- Derate above 25°C	1.18	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	0.85	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient*	--	40	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics $T_C=25\text{ }^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
On Characteristics						
V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	2.5	--	4.5	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\ \text{V}, I_D = 4.5\ \text{A}$	--	0.58	0.73	Ω
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\ \text{V}, I_D = 250\ \mu\text{A}$	500	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, Referenced to $25\text{ }^\circ\text{C}$	--	0.55	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500\ \text{V}, V_{GS} = 0\ \text{V}$	--	--	1	μA
		$V_{DS} = 400\ \text{V}, T_C = 125\text{ }^\circ\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30\ \text{V}, V_{DS} = 0\ \text{V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\ \text{V}, V_{DS} = 0\ \text{V}$	--	--	-100	nA
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 25\ \text{V}, V_{GS} = 0\ \text{V},$ $f = 1.0\ \text{MHz}$	--	1300	1700	pF
C_{oss}	Output Capacitance		--	150	195	pF
C_{rss}	Reverse Transfer Capacitance		--	24	31	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Time	$V_{DS} = 250\ \text{V}, I_D = 9.0\ \text{A},$ $R_G = 25\ \Omega$ (Note 4,5)	--	35	70	ns
t_r	Turn-On Rise Time		--	120	240	ns
$t_{d(off)}$	Turn-Off Delay Time		--	70	140	ns
t_f	Turn-Off Fall Time		--	80	160	ns
Q_g	Total Gate Charge	$V_{DS} = 400\ \text{V}, I_D = 9.0\ \text{A},$ $V_{GS} = 10\ \text{V}$ (Note 4,5)	--	35	45	nC
Q_{gs}	Gate-Source Charge		--	7.3	--	nC
Q_{gd}	Gate-Drain Charge		--	17	--	nC
Source-Drain Diode Maximum Ratings and Characteristics						
I_S	Continuous Source-Drain Diode Forward Current		--	--	9.0	A
I_{SM}	Pulsed Source-Drain Diode Forward Current		--	--	36	
V_{SD}	Source-Drain Diode Forward Voltage	$I_S = 9.0\ \text{A}, V_{GS} = 0\ \text{V}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$I_S = 9.0\ \text{A}, V_{GS} = 0\ \text{V}$ $di_F/dt = 100\ \text{A}/\mu\text{s}$ (Note 4)	--	320	--	ns
Q_{rr}	Reverse Recovery Charge		--	2.8	--	μC

Notes ;

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L=8\text{mH}, I_{AS}=9.0\text{A}, V_{DD}=50\text{V}, R_G=25\Omega$, Starting $T_J=25\text{ }^\circ\text{C}$
3. $I_{SD}\leq 9.0\text{A}, di/dt\leq 200\text{A}/\mu\text{s}, V_{DD}\leq BV_{DSS}$, Starting $T_J=25\text{ }^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms









Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension

D²PAK



Package Dimension

I²PAK

